Company Name: ARM
Requirement: Design Engineer
Location: Bangalore
Category: IT/Software
Experience: (0 - 2) Years
Package: As per the
industry standards
Job ID: 3083
.
Description:
ARM offers IC designers a wide range of choices from
its broad portfolio of Physical IP library products. The ARM high-performance,
high-density, low-power and ultra low-power libraries are optimized for each
silicon technology. ARM's Process-Perfect Design Methodology includes
comprehensive QA and validation procedures that can enable accurate designs
with high manufacturing yields. ARM Physical IP products have been used in
circuits running as fast as 1 GHz and are in production or development at
250nm, 180nm, 150nm, 130nm, 90nm, 65nm, 45nm, 32nm, 28nm, 20nm and 14nm semiconductor process technology nodes for various foundries and IDMs for
bulk CMOS and SOI process
Desired Qualification:
-->
Degree: BE/BTech/ME/MTech Graduates
Other Skills Required:
- The
candidate must be a BE/BTech/ME/MTech graduate from any recognized
university
- Good
knowledge in any physical verification tools like Calibre, Hercules,
Assura
- Experience
in Extraction tools like Mentor XRC or Synopsys Star RC
- Good
knowledge in Synopsys HSpice, Cadence Spectre
- Basic
understanding of SRAM, IO's and Standard cell design
- Perl/tcl,
skill programming experience
- PTG
is the central group, which constantly interacts with the product groups,
layout groups, and project management. Some of the responsibilities
are:
- Implementation
of all the foundry specific physical verification flows like DRC, LVS
- In
addition to these PTG will implement ARM version of the Checks to maintain
uniform quality of layouts across the foundries.
- Inspection
and evaluation of all process receivables from foundries
- Implementation
of cell level extraction and chip level extraction flows
- Implementation
of the spice decks and QA
- Constant
design support to the product groups
- Constant
interaction with the Design Automation to improve/enhance the flows
- Support
for the product migration from one technology to another technology, study
of impact of new design rules/spice models on the existing designs.
- Test
chip Mask data analysis/inspection prior to the fabrication.
- Consultation
on device physics, process technology etc
To Apply: Click
here...
0 comments:
Post a Comment